BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//IEEE Toronto Section - ECPv6.15.17//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:IEEE Toronto Section
X-ORIGINAL-URL:https://www.ieeetoronto.ca
X-WR-CALDESC:Events for IEEE Toronto Section
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/New_York
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20210314T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20211107T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20220313T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20221106T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20230312T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20231105T060000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/New_York:20221213T110000
DTEND;TZID=America/New_York:20221213T123000
DTSTAMP:20260522T105343
CREATED:20221202T184923Z
LAST-MODIFIED:20230402T174817Z
UID:10000591-1670929200-1670934600@www.ieeetoronto.ca
SUMMARY:IEEE EPS Distinguished Lecture: Chiplet Design and Heterogeneous Integration Packaging
DESCRIPTION:[]\nPlease note that this lecture has unfortunately had to be cancelled. Lecture notes from the talk will be shared with registrants. We sincerely apologize for the inconvenience.\nThe IEEE Toronto Electronics Packaging Society is proud to present Distinguished Lecturer Dr. John Lau of Unimicron Technology Corporation and his talk on “Chiplet Design and Heterogeneous Integration Packaging”.\nAbstract\nChiplet is a chip design method and heterogeneous integration is a chip packaging method. Heterogeneous integration uses packaging technology to integrate dissimilar chips\, photonic devices\, and/or components (either side-by-side\, stacked\, or both) with different sizes and functions\, and from different fabless design houses\, foundries\, wafer sizes\, feature sizes and companies into a system or subsystem on a common package substrate. For the next few years\, we will see more implementations of a higher level of chiplet designs and heterogeneous integration packaging\, whether it is for time-to-market\, performance\, form factor\, power consumption or cost. In this lecture\, the introduction\, recent advances\, and trends in chiplet design and heterogeneous integrationpackaging will be presented.\nPlease join us Tuesday\, December 13th at 11 AM in BA1240. The event will also be streamed live on Zoom for those who cannot attend in person.\nFood and refreshments will be served.\nSpeaker(s): Dr. John H Lau\,\nBldg: Bahen Centre for Information Technology\, 40 St George St\, Room BA1240\, Toronto\, Ontario\, Canada\, M5S 2E4\, Virtual: https://events.vtools.ieee.org/m/335514
URL:https://www.ieeetoronto.ca/event/ieee-eps-distinguished-lecture-chiplet-design-and-heterogeneous-integration-packaging/
LOCATION:Bldg: Bahen Centre for Information Technology\, 40 St George St\, Room BA1240\, Toronto\, Ontario\, Canada\, M5S 2E4\, Virtual: https://events.vtools.ieee.org/m/335514
CATEGORIES:Circuits & Devices
END:VEVENT
END:VCALENDAR