BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//IEEE Toronto Section - ECPv6.15.17//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:IEEE Toronto Section
X-ORIGINAL-URL:https://www.ieeetoronto.ca
X-WR-CALDESC:Events for IEEE Toronto Section
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Toronto
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20160313T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20161106T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20170312T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20171105T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20180311T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20181104T060000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Toronto:20170808T160000
DTEND;TZID=America/Toronto:20170808T170000
DTSTAMP:20260424T235017
CREATED:20210430T012918Z
LAST-MODIFIED:20210430T212239Z
UID:10000132-1502208000-1502211600@www.ieeetoronto.ca
SUMMARY:Design Considerations for Power Efficient Continuous-Time Delta Sigma ADCs
DESCRIPTION:Tuesday August 8\, 2017 at 4:10 p.m. Dr. Shanthi Pavan\, Professor of Electrical Engineering at the Indian Institute of Technology\, will be presenting “Design Considerations for Power Efficient Continuous-Time Delta Sigma ADCs”. \nRecording of the Event: https://drive.google.com/file/d/0B5wB8uI08dYvbmtnQjJoclF0VW8/view?usp=sharing \nDay & Time: Tuesday August 8\, 2017\n4:10 p.m. – 5:10 p.m. \nSpeaker: Dr. Shanthi Pavan\nProfessor of Electrical Engineering\nIndian Institute of Technology\, Madras \nLocation: Bahen Centre\, room BA1230\n40 St George St\, Toronto\, ON M5S 2E4 \nContact: Dustin Dunwell \nOrganizers: Solid-State Circuits Society \nAbstract: Continuous-time Delta-Sigma Modulators (CTDSMs) are a compelling choice for the design of high resolution analog-to-digital converters. Many delta-sigma architectures have been published (and continue to be invented). This leaves the designer with a bewildering array of choices\, many of which seem to pull in opposite directions. Further\, it is often difficult to make a clear comparison of various architectures\, as they have been designed for dissimilar specifications\, by different design groups\, and in different technology nodes. This talk examines various design alternatives for the design of power efficient single-loop continuous-time delta sigma converters. \nBiography: Shanthi Pavan obtained the B.Tech degree in Electronics and Communication Engineering from the Indian Institute of Technology\, Madras in 1995 and the Masters and Doctoral degrees from Columbia University\, New York in 1997 and 1999 respectively. He is now with the Indian Institute of Technology-Madras\, where he is a Professor of Electrical Engineering. His research interests are in the areas of high-speed analog circuit design and signal processing. Dr.Pavan is the recipient of many awards for teaching and research\, including the IEEE Circuits and Systems Society Darlington Best Paper Award and the Shanti Swarup Bhatnagar Award (from the Government of India). He has served as the Editor-in-Chief of the IEEE Transactions on Circuits and Systems: Part I – Regular Papers. He is a Fellow of the Indian National Academy of Engineering.
URL:https://www.ieeetoronto.ca/event/design-considerations-for-power-efficient-continuous-time-delta-sigma-adcs/
LOCATION:Bahen Centre\, room BA1230
CATEGORIES:Solid-State Circuits
END:VEVENT
END:VCALENDAR