BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//IEEE Toronto Section - ECPv6.15.17//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:IEEE Toronto Section
X-ORIGINAL-URL:https://www.ieeetoronto.ca
X-WR-CALDESC:Events for IEEE Toronto Section
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Toronto
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20170312T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20171105T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20180311T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20181104T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20190310T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20191103T060000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Toronto:20181216T131000
DTEND;TZID=America/Toronto:20181216T143000
DTSTAMP:20260417T123313
CREATED:20210430T022124Z
LAST-MODIFIED:20210430T230005Z
UID:10000252-1544965800-1544970600@www.ieeetoronto.ca
SUMMARY:The Qubit is the Transistor: Si-based Transistor and Analog-Mixed-Signal Circuit Scaling and the Natural Progression of Moore’s Law to Silicon Quantum Computing at the Atomic Scale
DESCRIPTION:Monday December 17th\, 2018 at 1:10 p.m. Dr. Sorin Voinigescu\, Professor at the University of Toronto\, will be presenting a SSCS distinguished lecture: “The Qubit is the Transistor: Si-based Transistor and Analog-Mixed-Signal Circuit Scaling and the Natural Progression of Moore’s Law to Silicon Quantum Computing at the Atomic Scale”. \nDay & Time: Monday December 17th\, 2018\n1:10 p.m. ‐ 2:30 p.m. \nSpeaker: Dr. Sorin Voinigescu\nProfessor\, University of Toronto \nOrganizers: SSCS IEEE Toronto \nLocation: Bahen Centre\, Room BA1230\n40 St George St\, Toronto\, ON M5S 2E4 \nContact: Dustin Dunwell \nAbstract: Quantum computing is a hot topic at very cool temperatures. Cool as in 10-100 mK. \nRecently\, a cold-atom physicist nonchalantly asked me the question: Why are you interested in high temperature quantum computers? High as in 4 -12 K. He was serious! Need I talk about Global Warming in such cool environments? Pluto is another option. Today\, quantum computers consist of racks of microwave and analog-mixed-signal test equipment\, FPGAs and feedback loops for error correction\, long 50-Ohm coaxial cables\, and a few qubits formed with non-linear Josephson-junction resonators\, entangled through niobium superconducting λ/4 resonators at 8-20 GHz\, biased by a DC magnetic field of up to 1 Tesla\, and whose spin is controlled by an AC magnetic field rotating in the “lab frame”. Are you still spinning? \nThere’s talk of electrons as “microwave photons”\, Larmor and Rabi frequencies\, photon-to-spin entanglement\, RAP (as in rapid adiabatic passage)\, Bloch sphere\, tensors in n-dimensional Hilbert spaces\, but also of OFDM\, phase noise\, I-Q up- and down- conversion\, Gaussian pulse modulation\, coherent π/2\, π/4 spin phase rotations in azimuth and elevation. Qubits are logic gates and memory cells at the same time. Logic gate operations consist of synchronized microwave pulses applied sequentially to the same qubits. The only probabilistic part (need I mention Schrodinger’s cats Flip and Flop?) is readout\, when the spin state is projected on the Z (DC magnetic field) axis! \nIn other words\, quantum computing is about everything you learned and thought you’d never use again\, should have learned\, or you were never taught in undergrad and grad school in math\, quantum and atomic physics\, electronics\, electromagnetics\, and computer science… \nThis talk will first attempt to demystify and translate the physics of quantum computing to an electronics engineer jargon. Next\, I will discuss the feasibility of high-temperature (2-4 K) Si and SiGe electron/hole-spin qubits and qubit integrated circuits (ICs) in commercial 22nm FDSOI CMOS technology\, and explore their scalability through simulation to 2nm dimensions\, when the coupling energy\, ΔE\, becomes comparable to thermal noise at 77-300 K. \nSilicon electron-spin and hole-spin coupled quantum-dot (QD) qubits have attracted a lot of interest recently due to their potential for integration in commercial CMOS technology. However\, like their more established superconducting cousins\, to date\, because of the low confinement and coupling energies (e.g. ΔE\, in the tens of μeV range\, comparable to the thermal noise level\, kBT\, at 100 mK) their operation has been restricted to temperatures below 100 mK. Moreover\, since cryogenic systems cannot remove more than a few μW of thermal power at 100 mK\, and the experimental laboratory (think TNC at U of T versus TSMC 7nm fab) technologies in which these qubits have been realized do not allow for fabrication of spin manipulation and readout circuitry\, the latter reside on a separate chip\, at 4 K or higher temperature. The lack of monolithic integration further degrades readout fidelity and computing speed because the atto-Farad capacitance\, high-impedance qubit needs to drive 50Ω and 100x larger capacitance interconnect off- chip. A qubit with higher confinement and coupling energies\, with spin resonance in the upper mm-wave region\, will allow for higher temperature operation\, alleviating these problems and enabling large-scale monolithic quantum computing processors. For example\, a qubit operating at 4 K would require mode splitting energies of 0.25 meV which corresponds to a spin resonance frequency of 60 GHz and require a DC magnetic field of 2.5 T. Simplifying a bit\, 240GHz spin-resonance frequencies and 9T magnetic fields should be adequate for 12K operation and 1.4 THz with an humongous magnetic field are needed for 77 K. You get the drift…\nFinally\, I will briefly review hot-off-the-press results obtained here at U of T. For the first time we report (i) integration of qubits and electronics on the same die\, (ii) strained SiGe hole-spin and strained Si electron-spin FDSOI qubits on the same die\, and (iii) propose a monolithic processor architecture which allows for short\, 10-20ps spin control pulses and high Rabi frequencies\, fRabi\, to compensate for short spin phase coherence lifetime. We also demonstrate that\, at 2 K\, MOSFETs and cascodes can be operated as QDs in the subthreshold region while behaving as classical MOSFETs and cascodes in the saturation region\, suitable for qubits and mm-wave mixed-signal processing circuits\, respectively. \nIf we still have holiday time left\, I will go through a tutorial example of how we can derive the specification for the mm-wave spin manipulation and readout circuits starting from the Hamiltonian and the measured I-V characteristics of our SiGe hole-spin qubits. I may touch on the impact of minimum-size (18nmx6nmx80nm) MOSFET ofset voltage and process variation on qubit characteristics\, on spin manipulation and readout architectural options (low phase-noise radar\, OFDM radio\, low-noise\, broadband\, ultra-high-gain TIAs)\, mm-wave switch impact and OFDM sub-carrier spacing on qubit crosstalk and isolation…Or maybe we should leave that for New Years’.
URL:https://www.ieeetoronto.ca/event/the-qubit-is-the-transistor-si-based-transistor-and-analog-mixed-signal-circuit-scaling-and-the-natural-progression-of-moores-law-to-silicon-quantum-computing-at-the-atomic-scale/
LOCATION:Bahen Centre\, Room BA1230\, 40 St George St\, Toronto\, ON M5S 2E4
CATEGORIES:Solid-State Circuits
END:VEVENT
BEGIN:VEVENT
DTSTART;TZID=America/Toronto:20181206T140000
DTEND;TZID=America/Toronto:20181206T153000
DTSTAMP:20260417T123313
CREATED:20210430T022123Z
LAST-MODIFIED:20210430T225837Z
UID:10000155-1544104800-1544110200@www.ieeetoronto.ca
SUMMARY:Integrated Terrestrial/Aerial 6G Networks for Ubiquitous 3D Super-Connectivity in 2030s
DESCRIPTION:Thursday December 6th\, 2018 at 2:00 p.m. Prof. Halim Yanikomeroglu\, Carleton University\, will be presenting a ComSoc distinguished lecture: “Integrated Terrestrial/Aerial 6G Networks for Ubiquitous 3D Super-Connectivity in 2030s”. \nDay & Time: Thursday December 6th\, 2018\n2:00 p.m. ‐ 3:30 p.m. \nSpeaker: Prof. Halim Yanikomeroglu\nCarleton University \nOrganizers: ComSoc IEEE Toronto \nLocation: Bahen Centre\, Room BA1230\n40 St George St\, Toronto\, ON M5S 2E4 \nContact:  ComSoc IEEE Toronto \nRegister: https://events.vtools.ieee.org/m/183175 \nAbstract: As the 5G standards are currently being developed with a scheduled completion date of late-2019\, it is time to reinitiate a brainstorming endeavour followed by the technical groundwork towards the subsequent generation (6G) wireless networks of 2030s. \nOne reasonable starting point in this new 6G discussion is to reflect on the possible shortcomings of the 5G networks to-be-deployed. 5G promises to provide connectivity for a broad range of use-cases in a variety of vertical industries; after all\, this rich set of scenarios is indeed what distinguishes 5G from the previous four generations. Many of the envisioned 5G use-cases require challenging target values for one or more of the key QoS elements\, such as high rate\, high reliability\, low latency\, and high energy efficiency; we refer to the presence of such demanding links as the super-connectivity. \nHowever\, the very fundamental principles of digital and wireless communications reveal that the provision of ubiquitous super-connectivity in the global scale – i.e.\, beyond indoors\, dense downtown or campus-type areas – is infeasible with the legacy terrestrial network architecture as this would require prohibitively expensive gross over-provisioning. The problem will only exacerbate with even more demanding 6G use-cases such as UAVs requiring connectivity (ex: delivery drones)\, thus the need for 3D super-connectivity. \nIn this talk\, we will present a 5-layer vertical architecture composed of fully integrated terrestrial and aerial layers for 6G networks of 2030s: \n– Terrestrial HetNets with macro-\, micro-\, and pico-BSs\n– Flying-BSs (aerial-/UAV-/drone-BSs); altitude: up to several 100 m\n– High Altitude Platforms (HAPs) (floating-BSs); altitude: ~20 km\n– Very Low Earth Orbit (VLEO) satellites; altitude: 200-1\,000 km\n– Geostationary Orbit (GEO) satellites; altitude: 35\,786 km \nIn the absence of a clear technology roadmap for the 2030s\, the talk has\, to a certain extent\, an exploratory view point to stimulate further thinking and creativity. We are certainly at the dawn of a new era in wireless research and innovation; the next twenty years will be very interesting. \nBiography: Halim Yanikomeroglu is a Professor at Carleton University. His research covers many aspects of communications technologies with emphasis on wireless networks. He supervised 20 PhD students (all completed with theses). He coauthored 360+ peer-reviewed research papers including 120+ in the IEEE journals; these publications have received 11\,000+ citations. He is a Fellow of IEEE\, a Distinguished Lecturer for the IEEE Communications Society\, and a Distinguished Speaker for the IEEE Vehicular Technology Society. He has been one of the most frequent tutorial presenters in the leading international IEEE conferences (29 times). He has had extensive collaboration with industry which resulted in 25 granted patents (plus more than a dozen applied). During 2012-2016\, he led one of the largest academic-industrial collaborative research projects on pre-standards 5G wireless\, sponsored by the Ontario Government and the industry. He served as the General Chair and Technical Program Chair of several major international IEEE conferences.
URL:https://www.ieeetoronto.ca/event/integrated-terrestrial-aerial-6g-networks-for-ubiquitous-3d-super-connectivity-in-2030s/
LOCATION:Bahen Centre\, Room BA1230\, 40 St George St\, Toronto\, ON M5S 2E4
CATEGORIES:Communications
END:VEVENT
END:VCALENDAR