BEGIN:VCALENDAR
VERSION:2.0
PRODID:-//IEEE Toronto Section - ECPv6.15.17//NONSGML v1.0//EN
CALSCALE:GREGORIAN
METHOD:PUBLISH
X-WR-CALNAME:IEEE Toronto Section
X-ORIGINAL-URL:https://www.ieeetoronto.ca
X-WR-CALDESC:Events for IEEE Toronto Section
REFRESH-INTERVAL;VALUE=DURATION:PT1H
X-Robots-Tag:noindex
X-PUBLISHED-TTL:PT1H
BEGIN:VTIMEZONE
TZID:America/Toronto
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20200308T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20201101T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20210314T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20211107T060000
END:STANDARD
BEGIN:DAYLIGHT
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
TZNAME:EDT
DTSTART:20220313T070000
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
TZNAME:EST
DTSTART:20221106T060000
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTART;TZID=America/Toronto:20210211T145000
DTEND;TZID=America/Toronto:20210211T155000
DTSTAMP:20260422T052606
CREATED:20210430T023721Z
LAST-MODIFIED:20210501T002715Z
UID:10000351-1613055000-1613058600@www.ieeetoronto.ca
SUMMARY:Design And Analysis Of Chiplet Interfaces For Heterogeneous Systems
DESCRIPTION:On Thursday\, February 11\, 2021 at 2:50 p.m.\, Wendem Tsegaye Beyene will present the talk “Design And Analysis Of Chiplet Interfaces For Heterogeneous Systems”. \nDay & Time: Thursday\, February 11\, 2021\n2:50 p.m. – 3:50 p.m. \nSpeaker: Wendem Tsegaye Beyene \nOrganizer(s): IEEE Silicon Valley/SF Bay Area Electronics Packaging Chapter \nLocation: Virtual – Directions for connecting with the WebEx stream will be sent via email to all registrants 1-2 days prior to the event. \nContact: Durand Jarrett-Amor\, Annette Teng \nAbstract: The chiplet interface allows multiple silicon dies of various technologies and complexities to communicate efficiently using larger parallel interconnects in a single package. The second layer of interconnect on the package (silicon or organic interposer) provides dense channels as well as low impedance power delivery paths between multiple independent power domains. Although the channels are very short and the I/O power can be reduced by an order of magnitude\, the huge increase in the transient current in multiple dies and the unique clocking architecture makes the supply noise and timing jitter the limiting factors in designing high-performance multi-die systems. This talk discusses the unique signal and power integrity challenges of chiplet interfaces. \nRegister: Please visit https://eps2102.eventbrite.com to register for this event. \nBiography: Wendem Beyene received his B.S. and M.S. degrees in Electrical Engineering from Columbia University\, and his Ph.D. degree in Electrical and Computer Engineering from University of Illinois at Urbana-Champaign. In the past\, he was employed by IBM\, Hewlett-Packard\, Agilent Technologies and Rambus Inc. He also worked as a principal Engineer with Intel Corp. managing a team working on modeling and analysis of power-delivery and signaling systems of digital-core and mixed-signal I/O subsystems of FPGA chips. He is an elected Associate Fellow of the Ethiopian Academy of Sciences\, and has been selected as a Distinguished Llecturer for IEEE EPS as well as for IEEE EMCS Society.
URL:https://www.ieeetoronto.ca/event/design-and-analysis-of-chiplet-interfaces-for-heterogeneous-systems/
CATEGORIES:Circuits & Devices
END:VEVENT
END:VCALENDAR